Regviz

Microchip Technology /ATSAMV71J20 /SCB /VTOR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as VTOR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J20/SCB/VTOR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TBLOFF

Description

Vector Table Offset Register

Fields

TBLOFF

Bits[31:7] of the vector table address

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data